thumb-v8.1a.txt
2.98 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
# RUN: llvm-mc -triple thumbv8 -mattr=+v8.1a --disassemble < %s 2>&1 | FileCheck %s --check-prefix=CHECK-V81a
# RUN: not llvm-mc -triple thumbv8 -mattr=+v8 --disassemble < %s 2>&1 | FileCheck %s --check-prefix=CHECK-V8
[0x11,0xff,0x12,0x0b]
# CHECK-V81a: vqrdmlah.s16 d0, d1, d2
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x11,0xff,0x12,0x0b]
# CHECK-V8: ^
[0x21,0xff,0x12,0x0b]
# CHECK-V81a: vqrdmlah.s32 d0, d1, d2
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x21,0xff,0x12,0x0b]
# CHECK-V8: ^
[0x12,0xff,0x54,0x0b]
# CHECK-V81a: vqrdmlah.s16 q0, q1, q2
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x12,0xff,0x54,0x0b]
# CHECK-V8: ^
[0x26,0xff,0x50,0x4b]
# CHECK-V81a: vqrdmlah.s32 q2, q3, q0
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x26,0xff,0x50,0x4b]
# CHECK-V8: ^
[0x16,0xff,0x15,0x7c]
# CHECK-V81a: vqrdmlsh.s16 d7, d6, d5
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x16,0xff,0x15,0x7c]
# CHECK-V8: ^
[0x21,0xff,0x12,0x0c]
# CHECK-V81a: vqrdmlsh.s32 d0, d1, d2
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x21,0xff,0x12,0x0c]
# CHECK-V8: ^
[0x12,0xff,0x54,0x0c]
# CHECK-V81a: vqrdmlsh.s16 q0, q1, q2
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x12,0xff,0x54,0x0c]
# CHECK-V8: ^
[0x28,0xff,0x5a,0x6c]
# CHECK-V81a: vqrdmlsh.s32 q3, q4, q5
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x28,0xff,0x5a,0x6c]
# CHECK-V8: ^
[0x91,0xef,0x42,0x0e]
# CHECK-V81a: vqrdmlah.s16 d0, d1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x91,0xef,0x42,0x0e]
# CHECK-V8: ^
[0xa1,0xef,0x42,0x0e]
# CHECK-V81a: vqrdmlah.s32 d0, d1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0xa1,0xef,0x42,0x0e]
# CHECK-V8: ^
[0x92,0xff,0x42,0x0e]
# CHECK-V81a: vqrdmlah.s16 q0, q1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x92,0xff,0x42,0x0e]
# CHECK-V8: ^
[0xa2,0xff,0x42,0x0e]
# CHECK-V81a: vqrdmlah.s32 q0, q1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0xa2,0xff,0x42,0x0e]
# CHECK-V8: ^
[0x91,0xef,0x42,0x0f]
# CHECK-V81a: vqrdmlsh.s16 d0, d1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x91,0xef,0x42,0x0f]
# CHECK-V8: ^
[0xa1,0xef,0x42,0x0f]
# CHECK-V81a: vqrdmlsh.s32 d0, d1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0xa1,0xef,0x42,0x0f]
# CHECK-V8: ^
[0x92,0xff,0x42,0x0f]
# CHECK-V81a: vqrdmlsh.s16 q0, q1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x92,0xff,0x42,0x0f]
# CHECK-V8: ^
[0xa2,0xff,0x42,0x0f]
# CHECK-V81a: vqrdmlsh.s32 q0, q1, d2[0]
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0xa2,0xff,0x42,0x0f]
# CHECK-V8: ^
[0x10,0xb6]
# CHECK-V81a: setpan #0
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x10,0xb6]
# CHECK-V8: ^
[0x18,0xb6]
# CHECK-V81a: setpan #1
# CHECK-V8: warning: invalid instruction encoding
# CHECK-V8: [0x18,0xb6]
# CHECK-V8: ^