pr40454.ll
1.89 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -S -indvars < %s | FileCheck %s
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
define void @test() {
; CHECK-LABEL: @test(
; CHECK-NEXT: bb:
; CHECK-NEXT: br label [[BB2:%.*]]
; CHECK: bb1:
; CHECK-NEXT: br label [[BB2]]
; CHECK: bb2:
; CHECK-NEXT: [[TMP:%.*]] = phi i32 [ -9, [[BB:%.*]] ], [ [[TMP6:%.*]], [[BB1:%.*]] ]
; CHECK-NEXT: br label [[BB3:%.*]]
; CHECK: bb3:
; CHECK-NEXT: [[TMP4:%.*]] = phi i32 [ -9, [[BB2]] ], [ [[TMP6]], [[BB10:%.*]] ]
; CHECK-NEXT: br i1 false, label [[BB5:%.*]], label [[BB12:%.*]]
; CHECK: bb5:
; CHECK-NEXT: [[TMP6]] = add nsw i32 [[TMP4]], -1
; CHECK-NEXT: br i1 undef, label [[BB8:%.*]], label [[BB9:%.*]]
; CHECK: bb8:
; CHECK-NEXT: br label [[BB10]]
; CHECK: bb9:
; CHECK-NEXT: br label [[BB10]]
; CHECK: bb10:
; CHECK-NEXT: br label [[BB3]]
; CHECK: bb12:
; CHECK-NEXT: ret void
;
bb:
br label %bb2
bb1: ; No predecessors!
br label %bb2
bb2: ; preds = %bb1, %bb
%tmp = phi i32 [ -9, %bb ], [ %tmp6, %bb1 ]
br label %bb3
bb3: ; preds = %bb10, %bb2
%tmp4 = phi i32 [ -9, %bb2 ], [ %tmp6, %bb10 ]
br i1 undef, label %bb5, label %bb12
bb5: ; preds = %bb3
%tmp6 = add i32 %tmp4, -1
%tmp7 = zext i32 %tmp6 to i64
br i1 undef, label %bb8, label %bb9
bb8: ; preds = %bb5
br label %bb10
bb9: ; preds = %bb5
br label %bb10
bb10: ; preds = %bb9, %bb8
%tmp11 = and i64 undef, %tmp7
br label %bb3
bb12: ; preds = %bb3
ret void
}