/* Not Finished */
module Stall(clk, in_readreg_num1, in_readreg_num2, in_writereg_num);

input clk;
input[4:0] in_readreg_num1, in_readreg_num2, in_writereg_num;

reg[4:0] writeregs;

endmodule