module Clock(clk);

output reg clk;

initial clk = 0;
always #50 clk = ~clk;
endmodule


module Clock_pipeline(clk);

output reg clk;

initial clk = 0;
always #10 clk = ~clk;
endmodule