confused_order___%for.end103---%for.inc116.jscop
1.52 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
{
"arrays" : [
{
"name" : "MemRef_C",
"sizes" : [ "*" ],
"type" : "double"
}
],
"context" : "[cols, rows] -> { : -2147483648 <= cols <= 2147483647 and -2147483648 <= rows <= 2147483647 }",
"name" : "%for.end103---%for.inc116",
"statements" : [
{
"accesses" : [
{
"kind" : "read",
"relation" : "[cols, rows] -> { Stmt_for_end103[] -> MemRef_a_dot_b_domain_0_lcssa__phi[] }"
},
{
"kind" : "write",
"relation" : "[cols, rows] -> { Stmt_for_end103[] -> MemRef_C[0] }"
},
{
"kind" : "write",
"relation" : "[cols, rows] -> { Stmt_for_end103[] -> MemRef_a_dot_b_domain_0_lcssa[] }"
}
],
"domain" : "[cols, rows] -> { Stmt_for_end103[] }",
"name" : "Stmt_for_end103",
"schedule" : "[cols, rows] -> { Stmt_for_end103[] -> [0] }"
},
{
"accesses" : [
{
"kind" : "write",
"relation" : "[cols, rows] -> { Stmt_if_then110[] -> MemRef_C[0] }"
},
{
"kind" : "read",
"relation" : "[cols, rows] -> { Stmt_if_then110[] -> MemRef_a_dot_b_domain_0_lcssa[] }"
}
],
"domain" : "[cols, rows] -> { Stmt_if_then110[] : cols > 0 and rows > 0 }",
"name" : "Stmt_if_then110",
"schedule" : "[cols, rows] -> { Stmt_if_then110[] -> [1] }"
}
]
}